hi, i'm Ben ASIC Design Verification — C++, UVM, SystemVerilog. Previously DV intern at Cisco (Acacia), working on coherent optical transceiver silicon.

• about me
• resume
• projects
• links
• photos